Introduction
Electron mobility ( e ) of bulk Si with low doping concentration is reported to be approximately 1500 cm 2 V -1 s -1 [1] . However, it is well known that  e of bulk unstressed Si MOSFETs with extremely low substrate impurity concentration (universal mobility) never exceeds 1000 cm 2 V -1 s -1 [2] , even when MOSFETs are fabricated in perfectly controlled manufacturing facilities. Although one might consider that interface states (N it ) could be the origin of the lower  e , N it is too low to explain the observed  e degradation. Therefore, much worse  e of Si MOSFETs has been a big mystery.
In this study,  e of greater than 1000 cm 2 V -1 s -1 is demonstrated, for the first time, in unstressed Si MOSFETs, where accumulation-mode, body-channel SOI MOSFETs are used [3] [4] [5] . It is revealed that worse  e in conventional inversion-mode Si MOSFETs is primarily due to larger D ac at Si/SiO 2 interface [6] as well as the larger form factor induced by quantum confinement in 2D electron system. Fig. 1(a) shows the schematic of fabricated accumulation-mode, body-channel SOI MOSFETs with the same doping type in channel as that in the source/drain. Since there is no junction, drain current flows through the entire region of SOI layer at voltages around and higher than V FB ( Fig. 1(b) ). Phosphorus concentration in SOI layer is 5×10 15 cm -3 , as is confirmed by SIMS measurement (Fig.  2) . T SOI is in the range from 13 to 151 nm. This is the record-high  e in unstressed Si MOSFETs. Fig.  4 shows bulk Si  e as a function of doping concentration [1, 7] .  e of body-channel SOI MOSFET measured in this work is also indicated. It is demonstrated that  e of thick body-channel SOI MOSFETs is the same as bulk one.
Device structure

Mobility in body-channel SOI MOSFETs
Physical Mechanism of Higher Mobility
A. SOI thicknesses dependence Fig. 5 shows the  e of body-channel SOI MOSFETs for various T SOI .  e degrades gradually as T SOI decreases from 71 nm. In Fig. 6 ,  e of body-channel SOI MOSFETs is compared with that of inversion-channel SOI MOSFETs for T SOI 's of 13 nm and 71 nm. It should be noted that when T SOI is approximately 15 nm,  e of body-channel MOSFETs is the same as that of inversion-channel MOSFETs. However, when T SOI is approximately 70 nm,  e of inversion-channel MOSFETs is lower than that of body-channel MOSFETs. These results are explained by the difference in carrier distribution within the channel (Fig.  7) . In the 15 nm T SOI case, T SOI is so thin that electron distributions are the same for both the body-and inversion-channel SOI MOSFETs. On the other hand, in the 71 nm T SOI case, electrons populate more closely to the front MOS interface in the inversion-channel SOI MOSFETs; whereas electrons distribute more uniformly within the SOI layers in the body-channel SOI MOSFETs. These calculation results indicate that higher  e in thick body-channel SOI is due to the uniform carrier distribution in the thick body. The uniform carrier distribution may 1) decrease the form factor (a decrease in form factor increases  e ), 2) decrease the impact of increased D ac at MOS interface [6] , and 3) decrease the effect of Coulomb scattering due to interface states. All these effects contribute to enhance  e .
B. Deformation Potential
In our previous work [6] , we proposed the new D ac model where D ac increases sharply toward the Si/SiO 2 interface (Fig. 8) . Therefore, average D ac in body-channel SOI MOSFETs was considered to be lower than that in the inversion-channel SOI MOSFETs.
In order to confirm a decrease in average D ac of body-channel MOSFETs, we investigated the strain effects on  e for both MOSFETs, since  e enhancement ratio ( e / e ) is proportional to D ac . We applied uniaxial <110> tensile stress parallel to the channel and the  e enhancement ratio ( e / e ) was compared (Fig. 9) . It is shown that the  e / e is smaller in body-channel SOI MOSFETs, indicating that D ac in body-channel SOI MOSFETs is smaller than that in inversion-channel SOI MOSFETs. Fig. 10 shows the  e / e for various substrate biases (V b ) in body-channel SOI MOSFETs. It is shown that  e / e is increased as the magnitude of negative V b increases. This is because the depletion layer induced by V b reduces the channel thickness, leading to an increase in average D ac .
Finally, the effects of position dependent D ac and wider wavefunction are more quantitatively studied by self-consistent calculations. The position dependent D ac (Fig. 11) , which is slightly modified from our previous report [6] , is used to calculate  e of body-channel SOI MOSFETs (Fig. 12) . It is shown that  e of body-channel SOI MOSFET is well reproduced by the model. By using the same D ac model, we also reproduce the  e of inversion-channel SOI MOSFETs (Fig. 13) . 
Conclusions
We fabricated the body-channel SOI MOSFETs and observed the record-high  e of 1119 cm 2 V -1 s -1 in 151-nm-thick devices. This is due to a unique electron distribution in the body-channel SOI MOSFETs; electron distribute within the entire SOI layer, which leads to a smaller form factor, a smaller average deformation potential (D ac ), and less mobility degradation due to Coulomb scattering by N it . From the stress effect on  e and the theoretical calculation of  e , the above model is confirmed (Fig. 15) . The origin of mobility difference. In body-channel SOI MOSFETs, higher mobility is observed because of 1) smaller electron density in larger deformation potential region, 2) smaller form factor, and 3) less influence of interface states.
